SPPU Information Technology (Semester 4)
Processor Architectures & Interfacing
May 2017
Total marks: --
Total time: --
INSTRUCTIONS
(1) Assume appropriate data and state your reasons
(2) Marks are given to the right of every question
(3) Draw neat diagrams wherever necessary


Solve any one question from Q.1(a,b) &Q.2(a,b)
1(a) Explain significance of Assembler, Linker, Debugger and Emulator.
7 M
1(b) Explain significance of call gates with its format.
5 M

2(a) Explain significance of GDT, LDT and IDT. In 80386 with diagram.
7 M
2(b) Explain difference between Macro and Procedure.
5 M

Solve any one question from Q.3(a,b) &Q.4(a,b)
3(a) Explain internal memory structure of 8051.
5 M
3(b) Draw diagram of Non-pipelined read cycle of 80586 and explain.
7 M

4(a) List features of 8051 Microcontroller. Compare Microcontroller with Microprocessor.
5 M
4(b) What is Multitasking? Explain with diagram.
7 M

Solve any one question from Q.5(a,b) &Q.6(a,b)
5(a) Explain significance of various ports [P0 to P3] in 8051.
7 M
5(b) Explain significance to TCON and TMOD with format.
6 M

6(a) Explain interrupt structure of 8051 with diagram.
7 M
6(b) Explain Mode 0 and Mode 1 of timer in 8051.
6 M

Solve any one question from Q.7(a,b) &Q.8(a,b)
7(a) How to configure port 1 and port 2 for 2-digit seven segment display? Explain with diagram and instruction.
7 M
7(b) Draw interfacing diagram of DAC with 8051. Explain.
6 M

8(a) Draw interfacing diagram of 8051 with external program memory as 4k×8 and external data memory as 2k×
7 M
8(b) Draw and expalin functional block diagram of 8255.
6 M



More question papers from Processor Architectures & Interfacing
SPONSORED ADVERTISEMENTS