SPPU Computer Engineering (Semester 3)
Microprocessor Architecture
June 2015
Total marks: --
Total time: --
INSTRUCTIONS
(1) Assume appropriate data and state your reasons
(2) Marks are given to the right of every question
(3) Draw neat diagrams wherever necessary


Answer any one answer from Q1 and Q2
1 (a) Explain and draw bit pattern for flag register of 80386 DX with significance of each bit.
6 M
1 (b) List the features of 80386 DX microprocessor.
3 M
1 (c) Explain in brief instruction queue to 8086 microprocessor.
3 M

2 (a) Explain architecture of 8086 microprocessor with the help of neat block diagram.
6 M
2 (b) Explain the purpose of pointers and index registers.
3 M
2 (c) How many segment registers are used by 8086 ? Mention the use.
3 M

Answer any one answer from Q3 and Q4
3 (a) Differentiate between CALL and JMP.
3 M
3 (b) Explain control inputs BS16# with the help of timing diagram for 16-bit data transfer.
5 M
3 (c) Differentiate between direct index addressing mode and base index addressing mode.
4 M

4 (a) Explain protected mode & V86 mode.
4 M
4 (b) Explain the idle and wait state machine cycle with the help of timing diagram.
5 M
4 (c) Explain the following instruction with an example:
(i) ENTER
(ii) LEAVE
(iii) BOUND
3 M

Answer any one answer from Q5 and Q6
5 (a) What are the advantages of multicore designing?
3 M
5 (b) What are the advantages of cache memory?
4 M
5 (c) Explain the execution model of SIMD with neat diagram.
6 M

6 (a) What are the advantages of Hyperthreading technology?
4 M
6 (b) What are the three common configuration that support multiprocessing? Explain.
6 M
6 (c) Define chip multiprocessing.
3 M

Answer any one answer from Q7 and Q8
7 (a) Give the features of SSE.
6 M
7 (b) Enlist data types of 64-bit architecture.
3 M
7 (c) Explain Hyperthreading with advantages and disadvantages.
4 M

8 (a) Draw and explain the block diagram of 64-bit architecture.
6 M
8 (b) Explain virtualization technology.
4 M
8 (c) Explain briefly the comparability mode and 64-bit mode of IA 64 architecture.
3 M



More question papers from Microprocessor Architecture
SPONSORED ADVERTISEMENTS