SPPU Computer Engineering (Semester 3)
Microprocessor Architecture
December 2015
Total marks: --
Total time: --
INSTRUCTIONS
(1) Assume appropriate data and state your reasons
(2) Marks are given to the right of every question
(3) Draw neat diagrams wherever necessary


Solve any one question from Q1 and Q2
1 (a) Explain registers available in 8086 microprocessor.
3 M
1 (b) Explain how physical address is formed in 80386 Dx microprocessor.
6 M
1 (c) Explain the following signal function of 80386 Dx microprocessor:
i) Lock #
ii) BE0 # - BE3 #
iii) HOLD and HLDD.
3 M

2 (a) Explain four level of hierarchical protection in 80386 Dx microprocessor.
3 M
2 (b) Draw and explain the architecture of 8086 microprocessor.
6 M
2 (c) What is maximum size of each segment in 80386 Dx microprocessor? Why?
3 M

Solve any one question from Q3 and Q4
3 (a) Explain non-pipelined read cycle with timing diagram.
5 M
3 (b) List and explain iteration control instruction of 80386 Dx microprocessor.
4 M
3 (c) Briefly explain how to set V86 mode.
3 M

4 (a) Explain four different processor control instructions.
4 M
4 (b) Explain non-pipelined write cycle with timing diagram.
5 M
4 (c) Briefly explain how to be protected mode.
3 M

Solve any one question from Q5 and Q6
5 (a) What is multicore architecture? Explain.
3 M
5 (b) Explain the execution model of SIMD with neat diagram.
6 M
5 (c) Explain software developer's viewpoint about multicore processor.
4 M

6 (a) Write different advantages of multicore design.
3 M
6 (b) Explain different multiprocessor architectures.
6 M
6 (c) What is front side bus, back side bus? Explain.
4 M

Solve any one question from Q7 and Q8
7 (a) Explain different instruction sets for I-A-64 architecture.
6 M
7 (b) Explain Intel Hyperthreading Technology.
4 M
7 (c) What are the differences between IA-32 basic execution environment and 64 bit mode execution environment?
3 M

8 (a) Explain X86 virtualization technology in detail.
6 M
8 (b) Explain data types of 64 bit architecture.
4 M
8 (c) Enlist features of SSE.
3 M



More question papers from Microprocessor Architecture
SPONSORED ADVERTISEMENTS