SPPU Computer Organization & Architecture - December 2013 Exam Question Paper

SPPU Information Technology (Semester 3)
Computer Organization & Architecture
December 2013

Total marks: --
Total time: --

INSTRUCTIONS
(1) Assume appropriate data and state your reasons
(2) Marks are given to the right of every question
(3) Draw neat diagrams wherever necessary

Solve any one question from Q1 and Q2

1 (a) Multiply following signed 2's complement numbers using Booth's algorithm where: Multiplicand=-13₁₀ and Multiplier=-11₁₀.

4 M

1 (b) Draw and explain instruction cycle state diagram.

4 M

1 (c) Draw the architecture of 8086 processor.

5 M

2 (a) Draw IEEE standard single precision and double precision floating point formats and state various fields in it with their size and significance. Represent (-1259.125)₁₀ in double precision format.

7 M

2 (b) Draw timing diagram for memory read cycle of 8086 & list operations in each T state.

6 M

Solve any one question from Q3 and Q4

3 (a) Explain following addressing modes of 8086 with an example of each: Immediate addressing, Base addressing, Base index with displacement addressing.

6 M

3 (b) Explain the sequence of operations needed to perform processor functions :
i) Fetching a word from memory.
ii) Performing an arithmetic operation.

6 M

4 (a) What do you mean by software interrupts? Explain how 8086 will respond to the software interrupts?

6 M

Compare:

4 (b) (i) Hardwired and Micro programmed control unit.

3 M

4 (b) (ii) Horizontal and Vertical micro instruction format.

3 M

Solve any one question from Q5 and Q6

5 (a) What is MESI protocol? Explain the meaning of each of the four states in the MESI protocol.

6 M

5 (b) Explain direct cache mapping techniques along with its merits and demerits.

6 M

6 (a) Write a short note on DA T and Blu-ray disk.

6 M

6 (b) How the virtual address is translated to physical address in virtual memory?

6 M

Solve any one question from Q7 and Q8

7 (a) Explain features of IC 8251.

3 M

7 (b) Explain PCI bus with a diagram.

4 M

7 (c) For the given specifications find out the control word for 8255:
i) I/O mode, mode '0', PA-i/p, PB- o/p, PCL- o/p, PCH- i/p.
ii) BSR mode set PC4 bit to '1'.

6 M

8 (a) Compare programmed I/O with interrupt driven I/O.

3 M

8 (b) With the help of neat diagram explain how DMA is used for data transfer?

4 M

8 (c) Draw and explain the block diagram of PPI IC 8255.

6 M

More question papers from Computer Organization & Architecture

SPONSORED ADVERTISEMENTS